Jingru
|
f8c58778bd
|
arch：arc: use FLS instruction to get clz
Signed-off-by: Jingru <jingru@synopsys.com>
|
2020-05-25 17:25:52 +08:00 |
|
Jingru
|
204d269794
|
arch: arc: update the ARC port
* remove unused codes and definition
Signed-off-by: Jingru <jingru@synopsys.com>
|
2020-05-07 15:09:42 +08:00 |
|
Wayne Ren
|
86375271fc
|
arch: arc: update the ARC port
* bug fix
* remove unused codes and definition
* optimize some codes
Signed-off-by: Wayne Ren <wren@synopsys.com>
|
2020-05-06 20:23:07 +08:00 |
|
Jingru
|
8c2af057f4
|
arch: arc: remove unused codes and definition
Signed-off-by: Jingru <jingru@synopsys.com>
|
2020-05-06 20:21:21 +08:00 |
|
Jingru
|
e64869280b
|
arch: arc: fix jump instruction and remove unused codes
Signed-off-by: Jingru <jingru@synopsys.com>
|
2020-05-06 20:18:19 +08:00 |
|
Jingru
|
a0eca8f6eb
|
board: nsim: remove wrong definition
Signed-off-by: Jingru <jingru@synopsys.com>
|
2020-05-06 20:14:57 +08:00 |
|
Watson Zeng
|
0d4593ee5e
|
arch: arc: update the ARC port
* add basic synopsys arc em processor support
* add basic arc nsim em virtual board support
* add basic arc mwdt toolchain support
Signed-off-by: Watson Zeng <zhiwei@synopsys.com>
|
2020-05-06 17:59:22 +08:00 |
|
Jingru
|
bfe3ee1964
|
board: nsim: add nsim.props and fix libraries
Signed-off-by: Jingru <jingru@synopsys.com>
|
2020-05-06 17:56:42 +08:00 |
|
Jingru
|
ddd2d53f06
|
boarc: nsim: add source code to initialize board and start os
Signed-off-by: Jingru <jingru@synopsys.com>
|
2020-05-06 17:54:28 +08:00 |
|
Jingru
|
65f55e73e5
|
arch :arc: add the ARC port
Signed-off-by: Jingru <jingru@synopsys.com>
|
2020-05-06 17:53:27 +08:00 |
|