bourne-h
|
c985305927
|
TencentOS tiny port to MSP430FR6972
|
2019-11-18 19:43:41 +08:00 |
|
acevest
|
f4d5ff70b2
|
bumblebee use eclic_mtip_handler as systick handler
|
2019-10-16 18:16:42 +08:00 |
|
acevest
|
f41e287c2a
|
risc-v support all irq handler
|
2019-10-16 18:10:03 +08:00 |
|
acevest
|
c17df06ff7
|
reduce two instructions in risc-v irq handler
|
2019-10-09 19:05:20 +08:00 |
|
supowang
|
7f001b4230
|
add license for arch
add license for arch
|
2019-10-09 15:52:17 +08:00 |
|
Supowang1989
|
5331ba8890
|
Merge pull request #34 from acevest/add_irq_stack
risc-v add irq stack
|
2019-10-09 12:14:43 +08:00 |
|
acevest
|
308ad78e44
|
mtvec exception handler use 4byte alignment
|
2019-10-09 12:10:19 +08:00 |
|
supowang
|
45c18c896c
|
add stm32f4 discovery and fix m4 fpu bug
|
2019-10-09 12:08:06 +08:00 |
|
acevest
|
19e65a4bb7
|
remove extra instructions in port_sched_start
|
2019-10-09 11:43:56 +08:00 |
|
acevest
|
21f48361de
|
make irq_restore be executed likely
|
2019-10-08 21:36:51 +08:00 |
|
acevest
|
1fc66ae527
|
fix did not save & restore register x1
|
2019-10-08 21:24:02 +08:00 |
|
acevest
|
ae3ada8dfe
|
reduce one instruction when switch to irq stack
|
2019-10-08 20:44:58 +08:00 |
|
acevest
|
93ae1c96ca
|
risc-v add irq stack
|
2019-10-08 20:42:40 +08:00 |
|
acevest
|
41ad2d711e
|
adjust the order of registers on the stack
|
2019-10-08 14:42:58 +08:00 |
|
acevest
|
b147d060fb
|
save 48bytes when no need to switch task in interrupt handler
|
2019-10-08 14:41:30 +08:00 |
|
acevest
|
e5e905e9bb
|
adjust the order of registers on the stack
|
2019-10-08 14:41:30 +08:00 |
|
acevest
|
44f0ac6579
|
irq context switch do not use flag variable anymore
|
2019-10-08 14:41:30 +08:00 |
|
acevest
|
2fdc9f600c
|
fix bumblebee trap_entry memory address alignment problem
|
2019-10-08 14:41:30 +08:00 |
|
acevest
|
2d419440f3
|
divide bumblebee and spike irq trap entry code
|
2019-10-08 14:41:30 +08:00 |
|
acevest
|
1e04f5b344
|
risc-v reduce use 128 bytes irq stack
|
2019-10-08 13:48:52 +08:00 |
|
Supowang1989
|
1c41f1d5ab
|
Merge pull request #28 from acevest/gd32v_clk
initialize the clock tree of GD32VF103C_START to 108MHz
|
2019-10-08 10:09:43 +08:00 |
|
acevest
|
a52bb94ed2
|
initialize the clock tree of GD32VF103C_START to 108MHz
|
2019-10-03 15:01:46 +08:00 |
|
acevest
|
3ef8f4eae5
|
detach risc-v kernel code from gd32v lib
|
2019-10-02 16:41:23 +08:00 |
|
supowang
|
9eaf726d90
|
fix IAR FPU bug
|
2019-09-30 11:56:13 +08:00 |
|
Supowang1989
|
73e81714ca
|
Merge pull request #20 from acevest/context_switch
improve risc-v context switch
|
2019-09-29 11:30:08 +08:00 |
|
acevest
|
e4038592b9
|
improve risc-v context switch
|
2019-09-27 17:27:59 +08:00 |
|
acevest
|
384a4f6ef3
|
enable set systick priority for bumblebee
|
2019-09-26 22:11:24 +08:00 |
|
acevest
|
f03535a484
|
detach risc-v cpu bumblebee level code from gd32v lib
|
2019-09-26 22:11:07 +08:00 |
|
acevest
|
59c8e69af5
|
fix risc-v init task gp(global pointer register) bug
|
2019-09-25 23:29:26 +08:00 |
|
acevest
|
b1b2d1eabc
|
organize risc-v code for spike and bumblebee
|
2019-09-25 21:53:27 +08:00 |
|
acevest
|
8ef8fed56e
|
fix risc-v gp(global pointer register) problem
|
2019-09-24 10:29:31 +08:00 |
|
acevest
|
1747cedc61
|
support GD32VF103C START board
|
2019-09-24 10:29:31 +08:00 |
|
acevest
|
2d9580cf78
|
gd32vf103 jump to task success
|
2019-09-24 10:28:14 +08:00 |
|
acevest
|
1d56297a85
|
fix code style
|
2019-09-20 16:38:34 +08:00 |
|
acezhao
|
72b4656c2a
|
remove some comments
|
2019-09-20 10:46:04 +08:00 |
|
acezhao
|
f3212cc924
|
add gcc demo
|
2019-09-18 12:54:03 +08:00 |
|
acezhao
|
262dbe0b56
|
move rv32i port code under gcc
|
2019-09-18 12:54:03 +08:00 |
|
acezhao
|
de43d4ef0e
|
replace multiple instructions with macro SAVE_CONTEXT and RESTORE_CONTEXT
|
2019-09-18 12:53:56 +08:00 |
|
acezhao
|
ad72fb73d2
|
fix port_systick_config bug
|
2019-09-18 12:53:46 +08:00 |
|
acezhao
|
af245f2e5b
|
port TencentOS tiny to RISC-V
|
2019-09-18 12:53:38 +08:00 |
|
supowang
|
edb2879617
|
first commit for opensource
first commit for opensource
|
2019-09-16 13:19:50 +08:00 |
|